

FACULDADE DE ENGENHARIA DA UNIVERSIDADE DO PORTO



**Development of a reconfigurable
multi-protocol verification environment
using UVM methodology**

Pedro Araujo

DISSERTATION
PROGRESS REPORT 3

Mestrado Integrado em Engenharia Eletrotécnica e de Computadores

Teacher supervisor: José Carlos Alves

Company supervisor: Luis Cruz and Domingos Terra

March 16, 2014

Chapter 1

Report

Work done:

- Completion of the UVM guide for beginners
- Presentation of possible approaches to a generic verification environment
- Start of the experimentation of these approaches by developing a verification environment for an I2C bus

Difficulties:

- Due to the study of some missing concepts about verification, the project is delayed about two weeks in relation to the original planning. But as the final deadline is 30th of June and the project was planned to be finished in the first week of June, this delay shouldn't be very critical.

